

Table of Contents


Table of Contents	Page 1
Block Diagram	Page 2
System Memory 1	Page 3
System Memory 2	Page 4
CPU Part 1	Page 5
CPU Part 2	Page 6
GTL+ Termination	Page 7
82810 GMCH Part 1 : Host Interface	Page 8
82810 GMCH Part 2 : System Memory & Hub Interface	Page 9
82810 GMCH Part 3 : Display Interface	Page 10
82801AA ICH Part 1	Page 11
82801AA ICH Part 2	Page 12
Firmware Hub (FWH)	Page 13
Super I/O (LPC)	Page 14
Ultra ATA33/66 IDE Connectors	Page 15
Intentionally Left Blank	Page 16
Clock Generator	Page 17
Ethernet Port 1	Page 18
Ethernet Port 2	Page 19
PCI Slot	Page 20
Reset & USB ATX connector Reset	Page 21
Power	Page 22
Serial	Page 23
EM8475	Page 24
EM8475 Power & SDRAM DVD	Page 25
Audio IN/OUT Analog & Digital	Page 26
TV Audio S/PDIF Out & VCXO	Page 27
FS460	Page 28
Intentionally Left Blank	Page 29
TV Tuner & Stereo	Page 30
LM4548 Audio CODEC	Page 31
IEEE 1394 TSB43AB22	Page 32
Intentionally Left Blank	Page 33
IR Receiver Front I/O	Page 34
Smart Card	Page 35
Game Port Header	Page 36
PVR & Front Header	Page 37
Routing Guidelines/Restrictions	Page 38
Routing Guidelines/Restrictions	Page 39

THIS SCHEMATIC IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF PROPOSAL, SPECIFICATION OR SAMPLE.


No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.

These schematics are preliminary and subject to change without notice.


BLOCK DIAGRAM




System Memory 1







System Memory 2




DIMM2 Decoupling:
VCC3V Distribute near DIMM2 Power Pins.







GTL+ TERMINATION RESISTORS




>> Place one CAP for every resistor pack.




82810 PART 1: Host Interface




82810 PART 2 : System Memory & HUB Interface




82810 PART 3 : Display Interface





82801AA (ICH)
Part 1



82801AA (ICH)
Part 2




Firmware Hub (FWH)





J8 Config		
IN	Unlocked	
OUT	Locked	Default

Super IO (LPC)



Ultra ATA33/66 IDE Connectors



A		B		C		D		E			
4		Intentionally Left Blank								4	
3										3	
2										2	
1										1	
A		B		C		D		E			

Intel

Media Center Reference Platform

Title

Intentionally Left Blank

Size

Document

C

53-000671-01

Rev

E 1.2

Date:

Friday, May 17, 2002

Sheet


16

of


39

Intel _® Media Center Reference Platform			
Title			
Intentionally Left Blank			
Size	Document		Rev
C	53-000671-01		E 1.2
Date	Friday, May 17, 2002	Sheet 16 of 39	

Clock Generator



Ethernet Port 1





- >> Trace lengths between crystal and chip must be matched and less than 500 mils. Trace widths must be greater than 20 mils.
- >> Trace lengths between capacitors and crystal be matched and less than 300 mils. Trace widths must be greater than 20 mils. Capacitor connections to GND go directly to plane.
- >> Trace must be routed directly over a GND plane.
- >> Do not route any other traces under the clock circuitry.

SMbus address is determined by serial EPROM.

Ethernet Port 2

>> Locate transformer, RJ45 connector, as well as all components between transformer and connector, in close proximity to one another.

>> Route together trace pairs, annotated with a ring around the pair, and match lengths to 20 mils.



>> Trace lengths between crystal and chip must be matched and less than 500 mils. Trace widths must be greater than 20 mils.

>> Trace lengths between capacitors and crystal be matched and less than 300 mils. Trace widths must be greater than 20 mils. Capacitor connections to GND go directly to plane.

>> Trace must be routed directly over a GND plane.





>> Do not route any other traces under the clock circuitry.

>> Locate terminating resistors in close proximity to one 82559.

82559ER
AD21




SMBus address is determined by serial EPROM.

THIS HEADER FOR RJ45 EXTERNAL




LAN DISABLE - J12		
NORMAL	1-2	Default
DISABLE	2-3	

PCI Slot





PCI SLOT	REQ	GNT	INT	ID	CLK	
0	0	0	A	AD16	1	RISER CARD
1	1	1	B	AD21	2	LAN2
2	2	2	C	AD22	3	LAN1
3	3	3	A	AD20	4	EM8475
4	4	4	A	AD17		NO DEVICE
5	5	5	B	AD19	6	1394




Intel® Media Center Reference Platform				
Title Reset & USB ATX Connector Reset				
Size C	Document 53-000671-01			Rev E 1.2
Date:	Friday, May 17, 2002	Sheet	21 of 39	

Power







CTS#0_8 35
TXD#0_3 35
RXD#0_2 35
DTR#0_4 35
RTS#0_7 35




TXD#1_C3 34
RTS#1_C7
RXD#1_C2




EM8475 & SDRAM



Audio IN/OUT Analog & Digital







TV Audio S/PDIF Out & VCXO








(default)

AUDSEL0	1	1	0	0
AUDSEL1	1	0	1	0
DAMCK	Tri.	VCXO	Capt.	1.5x




TV / HDTV OUT






A		B		C		D		E	


TV Tuner & Stereo






A		B		C		D		E	


IR Receiver Front I/O





Smart Card



Game Port Header



PVR & Front Header




General Placement Requirements

>> Place major components and connectors as shown in the Mechanical drawings.

CPU/GMCH Specific Routing Requirements.


>> Rotate the CPU and GMCH chips so as to minimize the length of the connections between the two, and place as shown in the diagram below:



- >> The V2P0 power supply must not be layed over the V2P0 power island. The power supply feed to the power island must be the maximum practical width.
- >> The V1P5 power supply must not be layed over the V1P5 power island. The power supply feed to the power island must be the maximum practical width.
- >> The V2P0 power island depiction above, is approximate, and must be large enough to fully encompass the entire CPU as well as any component that connects to the V2P0 supply.

Power Supply specific Routing Requirements.

>> The diagram below depicts the placement requirements for the SC1164 switching regulator circuits. A GND plane penninsula is used to contain the high current and noisy switching components. All of the bold traces and vias shown have high current and low impedance requirements. These trace widths should be 100 mils minimum. The channel which connects the GND penninsula to the main GND plane must be 500 mils in width.



- >> No other signals may be routed underneath the GND plane penninsula.
- >> No other power planes may exist underneath the GND plane penninsula.

Intel _® Media Center Reference Platform			
Title			
Routing Guidelines/Restrictions			
Size	Document	Rev	
C	53-000671-01	E 1.2	
Date:	Friday, May 17, 2002	Sheet 38 of 39	

General Board Design Requirements

- >> PCB must be routed using six (6) layers, with the following stackup:
- Layer 1: Signal, V1P5,V1P8, V2P5, and V5P0 Busses
 - Layer 2: GND
 - Layer 3: Signal
 - Layer 4: Signal
 - Layer 5: Split Power Plane -- V3P3 Plane, V2P0 Island
 - Layer 6: Signal
- >> Right angle traces must not be used.
- >> Vias for decoupling capacitors must be kept as close as possible to the capacitor pad.
- >> Trace impedance must be 65 ohms, +/- 10%
- >> Total board thickness must be .062".
- >> Board material must be FR-4.
- >> GND layers must not be split.
- >> Top and bottom (outer) layers must be no less than 1/2 oz copper before plating, inner layers must be 1 oz copper.
- >> Series terminating resistors must be kept as close to the driving pin as possible.
- >> Daisy chain signals going to more that on point, do not use stubs.
- >> Unless otherwise noted, all signal traces must be between 5 and 6 mil width.
- >> Unless otherwise noted, minimum space between traces is 15 mils, including adjacent layers.
- >> Specific routing requiremets are included throughout schematic sheets.
- >> One registration target must be included on each corner of the board.

CPU Routing Requirements

- >> Route all GTL traces between CPU and GMCH as shown in the diagram to the right.
- >> Route all traces between CPU and GMCH on a layer adjacent to a ground plane (preferably bottom layer), without layer changes.
- >> All traces between CPU and GMCH should differ in length by no more than 1000 mils.
- >> Minimum space between traces is 15 mils (unless otherwise noted), this includes adjacent signal layers.
- >> Minimum space between traces may be reduced to 5 mils when breaking out of a footprint. The total length of trace routed using 5 mil spacing must be less than 250 mils.
- >> The following signals require 25 mil spacing from other traces, including adjacent layers.
- HA#[31:3], HD#[63:0], BREQ#0, ADS#, BNR#, BPRI#, HLOCK#, DEFER#, HTRDY#, DBSY#, DRDY#, HIT#, HITM#, A20M#, FLASH#, IGNNE#, INIT#, INTR, NMI, PWR_OK 2P5, SMI#, CPUSLP#, STPCLK#, 100/66#, FERR#, HRESET#, HREQ#[4:0], RS#[2:0], THERMD[P:N], CPU_GTL_REF[7:0], PLL[2:1], (TCK,TMS,TDI, TDO, TRST#, PRDY#, PREQ#).
- >> Route THRMDP and THRMDN close together as a pair (no more than 250 mil difference in length), on same layer, in parallel, and 25 mils min from any other trace.
- >> Route CPU_GTLREF using 25 mil minimum width trace, and separate from all other traces by 25 mils minimum.
- >> Route PLL[2:1] using 25 mil minimum width trace, minimize loop area, and separate from all other traces by 25 mils minimum.

Clock Specific Routing Requirements

- >> A clock trace must not alternate layers.
- >> A clock trace must be separated by a minimum of 25 mils from any other trace, including serpentes, 11 mils is OK when going between pins or balls.
- >> The CPU clock length must be between 1" and 9", and 460 mils shorter than the GMCH clock. The GMCH_3V66 clock and ICH_3V66 clock must be matched in length. All PCI clocks must be matched in length, except for the PMC clock which must be 2" shorter than all other PCI clocks.
- >> SDRAM_CLK[1:0] must be matched in length, and between 1" and 3" in length.
- >> DCKL_WR, from the SDRAM clock driver to the GMCH, must be between 3.5" and 5.5" in length, and 2.5" longer than SDRAM_CLK[1:0].

IDE Specific Routing Requirements

- >> Place IDE conector within 8" of ICH.

Power Supply Specific Routing Requirements

- >> All unrelated signals and power planes must be kept away from the switching circuits.
- >> All traces associated with the input power/ground connectors, and the capacitors connected to these connectors, must be routed with minimum length and maximum width.
- >> See the Power Supply schematic sheet for complete restrictions.

Memory Bus Specific Routing Requirements

- >> Minimum trace width is 5 mils.
- >> Minimum space between traces is 10 mils, this includes adjacent signal layers.
- >> Minimum space between memory traces and other types of traces is 25 mils, this includes adjacent signal layers.
- >> Memory address, data, and control lines must be routed as separate groups and treated as different signal types.
- >> The MD, DQMA, CSA#, SRAS#, SCAS#, WE_A#, and MA signals (between GMCH and SODIMM) must be between 1" and 3" in length, matched to within 600 mils.

Memory Bus GROUPS -- SO-DIMM Names

- >> Address Signals: MAA[13:0]
- >> Data Signals: MD#[63:0]
- >> Control Signals:
- SMBDATA, SMBCLK, CSA[1:0]#, WE_A#, SCAS#, SRAS#

PCI Bus Specific Routing Requirements

- >> PCI bus max length must be less than 6".

PCI Bus GROUPS

- >> Address/Data Signals: AD[31:0]
- >> Control Signals:
- C/BE[3:0]#, REQ[5:1]#, GNT[5:1]#, INT[A:D]#, PCIRST#, FRAME#, TRDY#, IRDY#, STOP#, DEVSEL#, SERR#, PERR#, PAR, LOCK#

HUB Bus GROUPS

- >> Address/Data Signals: HL[10:0]
- >> Control Signals: HLSTB,HLSTB# (differential strobe pair).
- >> HL[10:0] should be routed with a trace width of 5 mils and a trace spacing of 20 mils. These signals can be routed with a trace width of 5 mils and a trace spacing of 15 mils for navigation around components or mounting holes. The maximum trace length for the hub interface data signals is 7". These signals should each be matched within .1"" of the HLSTB and HLSTB# signals.

